library verilog;
use verilog.vl_types.all;
entity clock_gen is
    port(
        XLXN_15         : in     vl_logic;
        XLXN_16         : out    vl_logic
    );
end clock_gen;
